Design of High Speed and Low Power Configurable Booth Multiplier - Softcover

Shashidhar, K.

Softcover

ISBN 10: 6204197657 ISBN 13: 9786204197654

Verlag: LAP LAMBERT Academic Publishing, 2021

Inhaltsangabe

A configurable multiplier optimized for low power and high speed operations and which can be configured either for single 16-bit multiplication operation, single 8-bit multiplication or twin parallel 8-bit multiplication is designed. The output product can be truncated to further decrease Power consumption and increase speed by sacrificing a bit of output precision. Furthermore, the proposed multiplier maintains an acceptable output quality with enough accuracy when truncation is performed. Thus it provides a flexible arithmetic capacity and a trade off between output precision and power consumption. The approach also dynamically detects the input range of multipliers and disables the switching operation of the non-effective ranges. Thus the ineffective circuitry can be efficiently deactivated, thereby reducing power consumption and increasing the speed of operation.

Über diesen Titel

Über die Autorin bzw. den Autor

K. Shashidhar having more than 20 years of experience in the field of teaching. Completed Ph.D from GITAM University. M.Tech in VLSI System Design from JNTUH. At present working as Associate professor in the department of ECE at GNITC (Autonomous), Ibrahimpatnam, affiliated to JNTU, Hyderabad.Worked for TNTU affiliated college malaysia for 4 years.

Details zur Ausgabe

• Verlag: LAP LAMBERT Academic Publishing
• Erscheinungsdatum: 2021
• Sprache: Englisch
• ISBN 10: 6204197657
• ISBN 13: 9786204197654
• Einband: Taschenbuch
• Anzahl der Seiten: 88
• Kontakt zum Hersteller: Nicht verfügbar
• Verantwortliche Person: Editions Muse; customerservice@vdm-vsg.de; ; Brivibas gatve 197; Riga; 1039; Lettland