Implementation of FFT Processor In Nanometer Technologies (Paperback)

Padma Challa

ISBN 10: 6208224608 / ISBN 13: 9786208224608

Verlag: LAP Lambert Academic Publishing, 2024

Beschreibung

Paperback. OFDM is mainly used to transmit video and audio signals efficiently with high performance and speed. FFT has various applications in, digital signal processing, and biomedical applications. There is a demand for semiconductor technology in terms of high performance, low area and power consumption. This increasing power is a significant problem in current processing communication technology. Therefore, various low-power FFT processors are designed to maximise the system life and meet consumer demand by extending the battery life at a lower cost. In this thesis, FFT processor is designed by using optimized radix 2 DIT butterfly structure with proposed floating point adders and floating point multipliers. The performance of the proposed binary floating point Vedic multiplier is compared with existing floating point multipliers with different adders. The designed cached FFT processor using radix 26 algorithm with SDF pipeline architecture, compared the performance parameters like area, power and operating frequency with existing pipeline architectures. We demonstrated that our proposed Binary floating point Vedic multiplier in Cached radix 26 SDF FFT achieves better power consumption. Shipping may be from our UK warehouse or from our Australian or US warehouses, depending on stock availability.

Bestandsnummer des Verkäufers 9786208224608

Bibliografische Details

• Titel: Implementation of FFT Processor In Nanometer Technologies (Paperback)
• Verlag: LAP Lambert Academic Publishing
• Erscheinungsjahr: 2024
• Sprache: Englisch
• ISBN-10: 6208224608
• ISBN-13: 9786208224608
• Einband: Paperback
• Zustand: new

Über diesen Titel

Inhaltsangabe

OFDM is mainly used to transmit video and audio signals efficiently with high performance and speed. FFT has various applications in, digital signal processing, and biomedical applications. There is a demand for semiconductor technology in terms of high performance, low area and power consumption. This increasing power is a significant problem in current processing communication technology. Therefore, various low-power FFT processors are designed to maximise the system life and meet consumer demand by extending the battery life at a lower cost. In this thesis, FFT processor is designed by using optimized radix 2 DIT butterfly structure with proposed floating point adders and floating point multipliers. The performance of the proposed binary floating point Vedic multiplier is compared with existing floating point multipliers with different adders. The designed cached FFT processor using radix 26 algorithm with SDF pipeline architecture, compared the performance parameters like area, power and operating frequency with existing pipeline architectures. We demonstrated that our proposed Binary floating point Vedic multiplier in Cached radix 26 SDF FFT achieves better power consumption.