Simultaneous Switching Noise of Cmos Devices and Systems (the Springer International Series in Engineering and Computer Science) von Senthinathan, Ramesh; Prince, John L.: Very Good Hardcover (1994)

Beschreibung

Hardcover, 204 pp. Name on ffep, light cover wear, one corner fold, else text clean.

Bestandsnummer des Verk�ufers 021578

Verk�ufer kontaktieren

Diesen Artikel melden

Bibliografische Details

Titel: Simultaneous Switching Noise of Cmos Devices and Systems (the Springer International Series in Engineering and Computer Science)
Verlag: Kluwer Academic Pub
Erscheinungsjahr: 1994
Sprache: Englisch
ISBN-10: 0792394003
ISBN-13: 9780792394006
Einband: Hardcover
Zustand: Very Good
Zustand des Schutzumschlags: No Jacket
Buchtyp: Book

�ber diesen Titel

Inhaltsangabe

This monograph presents our recent research on Simultaneous Switching Noise (SSN) and related issues for CMOS based systems. Although some SSN related work was previously reported in the literature, it were mainly for Emitter Coupled Logic (ECL) gates using Bipolar Junction Transistors (BJTs). This present work covers in-depth analysis on estimating SSN and its impact for CMOS based devices and systems. At present semiconductor industries are moving towards scaled CMOS devices and reduced supply voltage. SSN together with coupled noise may limit the packing density, and thereby the frequency of operation of packaged systems. Our goal is to provide efficient and yet reliable methodologies and algorithms to estimate the overall noise containment in single chip and multi-chip package assemblies. We hope that the techniques and results described in this book will be useful as guides for design, package, and system engineers and academia working in this area. Through this monograph, we hope that we have shown the necessity of interactions that are essential between chip design, system design and package design engineers to design and manufacture optimal packaged systems. Work reported in this monograph was partially supported by the grant from Semiconductor Research Corporation (SRC Contract No. 92-MP-086).

Rese�a del editor

This monograph presents our recent research on Simultaneous Switching Noise (SSN) and related issues for CMOS based systems. Although some SSN related work was previously reported in the literature, it were mainly for Emitter Coupled Logic (ECL) gates using Bipolar Junction Transistors (BJTs). This present work covers in-depth analysis on estimating SSN and its impact for CMOS based devices and systems. At present semiconductor industries are moving towards scaled CMOS devices and reduced supply voltage. SSN together with coupled noise may limit the packing density, and thereby the frequency of operation of packaged systems. Our goal is to provide efficient and yet reliable methodologies and algorithms to estimate the overall noise containment in single chip and multi-chip package assemblies. We hope that the techniques and results described in this book will be useful as guides for design, package, and system engineers and academia working in this area. Through this monograph, we hope that we have shown the necessity of interactions that are essential between chip design, system design and package design engineers to design and manufacture optimal packaged systems. Work reported in this monograph was partially supported by the grant from Semiconductor Research Corporation (SRC Contract No. 92-MP-086).

��ber diesen Titel� kann sich auf eine andere Ausgabe dieses Titels beziehen.