Anbieter: GreatBookPrices, Columbia, MD, USA
Zustand: New.
Anbieter: Book Dispensary, Concord, ON, Kanada
Soft cover. Zustand: New. BRAND NEW softcover. Book.
Anbieter: GreatBookPrices, Columbia, MD, USA
Zustand: As New. Unread book in perfect condition.
Hardcover/Hardback. Zustand: Fair. Avtor povesti Nr. izvestnyj partizan Bryanshchiny. On vozglavlyal razvedku i diversionnoe delo v partizanskoj brigade 'Za Rodinu', prinimal uchastie vo mnogikh boevykh operatsiyakh. Povest 'Lesnoj front' pravdivo i yarko rasskazyvaet o narodnom podvige bryantsev v gody Velikoj Otechestvennoj vojny i v poslevoennoe vremya. Dlya massovogo chitatelya.
Anbieter: Chiron Media, Wallingford, Vereinigtes Königreich
EUR 56,95
Anzahl: 10 verfügbar
In den WarenkorbPF. Zustand: New.
Anbieter: GreatBookPricesUK, Woodford Green, Vereinigtes Königreich
EUR 59,91
Anzahl: 5 verfügbar
In den WarenkorbZustand: New.
Zustand: New.
Anbieter: GreatBookPricesUK, Woodford Green, Vereinigtes Königreich
EUR 66,62
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: As New. Unread book in perfect condition.
Anbieter: Revaluation Books, Exeter, Vereinigtes Königreich
EUR 79,60
Anzahl: 2 verfügbar
In den WarenkorbPaperback. Zustand: Brand New. 2014 edition. 364 pages. 9.00x6.00x0.75 inches. In Stock.
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Taschenbuch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - This monograph is based on the third author's lectures on computer architecture, given in the summer semester 2013 at Saarland University, Germany. It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory.The book contains the first correctness proofs for both the gate level implementation of a multi-core processor and also of a cache based sequentially consistent shared memory. This opens the way to the formal verification of synthesizable hardware for multi-core processors in the future.Constructions are in a gate level hardware model and thus deterministic. In contrast the reference models against which correctness is shown are nondeterministic. The development of the additional machinery for these proofs and the correctness proof of the shared memory at the gate level are the main technical contributions of this work.
Anbieter: preigu, Osnabrück, Deutschland
Taschenbuch. Zustand: Neu. A Pipelined Multi-core MIPS Machine | Hardware Implementation and Correctness Proof | Mikhail Kovalev (u. a.) | Taschenbuch | Lecture Notes in Computer Science | xii | Englisch | 2014 | Springer | EAN 9783319139050 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu.
Verlag: Rostov on Don, 1970
Anbieter: BiblioEra, Everett, MA, USA
Hardcover. Zustand: Good. In Russian. Kovalev, Mikhail Nikolaevich. My Don Side. Rostov n / a: Book of Editions, 1970. All images are for identification of editions only. Several books of the same edition may be available. Please feel free to request photos of available books.SKU7401227.
Verlag: Moscow, 1975
Anbieter: BiblioEra, Everett, MA, USA
Hardcover. Zustand: Good. In Russian. Kovalev, Mikhail Prokhorovich. Calculation of precision ball bearings. Moscow: Machine Building, 1975. All images are for identification of editions only. Several books of the same edition may be available. Please feel free to request photos of available books.SKU6985788.
Verlag: Moscow, 1974
Anbieter: BiblioEra, Everett, MA, USA
Hardcover. Zustand: Good. In Russian. Kovalev, Mikhail Prokhorovich. Dynamic and static balancing of gyroscopic devices. Moscow: Machine Building, 1974. All images are for identification of editions only. Several books of the same edition may be available. Please feel free to request photos of available books.SKU7401228.
Verlag: Moscow, 1970
Anbieter: BiblioEra, Everett, MA, USA
Hardcover. Zustand: Good. In Russian. Kovalev, Mikhail Prokhorovich. Gyro supports and suspensions. Moscow: Machine Building, 1970. All images are for identification of editions only. Several books of the same edition may be available. Please feel free to request photos of available books.SKU7401229.
Verlag: Minsk, 1977
Anbieter: BiblioEra, Everett, MA, USA
Hardcover. Zustand: Good. In Russian. Kovalev, Mikhail Mikhailovich. Discrete optimization. Minsk: Publishing House of the Belarusian State University, 1977. All images are for identification of editions only. Several books of the same edition may be available. Please feel free to request photos of available books.SKU7676991.
Verlag: Kyiv, 1976
Anbieter: BiblioEra, Everett, MA, USA
Hardcover. Zustand: Good. In Russian. Kovalev, Mikhail Nikolaevich. Who is friends with whom. Kyiv: Veselka, 1976. All images are for identification of editions only. Several books of the same edition may be available. Please feel free to request photos of available books.SKU6988673.
Anbieter: Brook Bookstore On Demand, Napoli, NA, Italien
EUR 46,22
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: new. Questo è un articolo print on demand.
Sprache: Englisch
Verlag: Springer International Publishing Dez 2014, 2014
ISBN 10: 3319139053 ISBN 13: 9783319139050
Anbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
Taschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This monograph is based on the third author's lectures on computer architecture, given in the summer semester 2013 at Saarland University, Germany. It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory.The book contains the first correctness proofs for both the gate level implementation of a multi-core processor and also of a cache based sequentially consistent shared memory. This opens the way to the formal verification of synthesizable hardware for multi-core processors in the future.Constructions are in a gate level hardware model and thus deterministic. In contrast the reference models against which correctness is shown are nondeterministic. The development of the additional machinery for these proofs and the correctness proof of the shared memory at the gate level are the main technical contributions of this work. 364 pp. Englisch.
Anbieter: Majestic Books, Hounslow, Vereinigtes Königreich
EUR 79,08
Anzahl: 4 verfügbar
In den WarenkorbZustand: New. Print on Demand.
Anbieter: Biblios, Frankfurt am main, HESSE, Deutschland
Zustand: New. PRINT ON DEMAND.
Sprache: Englisch
Verlag: Springer International Publishing, 2014
ISBN 10: 3319139053 ISBN 13: 9783319139050
Anbieter: moluna, Greven, Deutschland
EUR 48,37
Anzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Demonstrates construction of a multi-core machine with pipelined MIPS processor Broadens the understanding of RISC machines Opens the way to the formal verification of synthesizable hardware for multi-core processorsThis monograp.
Sprache: Englisch
Verlag: Springer, Springer Dez 2014, 2014
ISBN 10: 3319139053 ISBN 13: 9783319139050
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
Taschenbuch. Zustand: Neu. This item is printed on demand - Print on Demand Titel. Neuware -This monograph is based on the third author's lectures on computer architecture, given in the summer semester 2013 at Saarland University, Germany. It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory.The book contains the first correctness proofs for both the gate level implementation of a multi-core processor and also of a cache based sequentially consistent shared memory. This opens the way to the formal verification of synthesizable hardware for multi-core processors in the future.Constructions are in a gate level hardware model and thus deterministic. In contrast the reference models against which correctness is shown are nondeterministic. The development of the additional machinery for these proofs and the correctness proof of the shared memory at the gate level are the main technical contributions of this work.Springer-Verlag KG, Sachsenplatz 4-6, 1201 Wien 364 pp. Englisch.