Anbieter: Mahler Books, PFLUGERVILLE, TX, USA
Hardcover. Zustand: Very Good. This book is in very good condition; no remainder marks. Appears to have been gently used. Inside pages are clean. ; Computer Engineering Series; 6.75 X 0.97 X 9.47 inches; 386 pages.
Sprache: Englisch
Verlag: VDM Verlag Dr. Mueller Aktiengesellschaft & Co. KG, 2009
ISBN 10: 3639203666 ISBN 13: 9783639203660
Anbieter: Books Puddle, New York, NY, USA
Zustand: New. pp. 132.
Anbieter: preigu, Osnabrück, Deutschland
Taschenbuch. Zustand: Neu. Data Integrity for On-Chip Interconnects | A Communication Theoretic Approach | Rohit Singhal | Taschenbuch | Englisch | VDM Verlag Dr. Müller | EAN 9783639203660 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu.
Anbieter: Mispah books, Redhill, SURRE, Vereinigtes Königreich
EUR 138,33
Anzahl: 1 verfügbar
In den WarenkorbPaperback. Zustand: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book.
Anbieter: moluna, Greven, Deutschland
EUR 46,32
Anzahl: Mehr als 20 verfügbar
In den WarenkorbKartoniert / Broschiert. Zustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Singhal RohitDr. Singhal is a Senior Design Engineer, at Integrated Device Technology Inc. Dr. Choi and Dr. Mahapatra are both Associate Professors at Texas A&M University. This work resulted from Dr. Singhal s doctoral research .
Sprache: Englisch
Verlag: VDM Verlag Dr. Mueller Aktiengesellschaft & Co. KG, 2009
ISBN 10: 3639203666 ISBN 13: 9783639203660
Anbieter: Majestic Books, Hounslow, Vereinigtes Königreich
EUR 92,73
Anzahl: 4 verfügbar
In den WarenkorbZustand: New. Print on Demand pp. 132 2:B&W 6 x 9 in or 229 x 152 mm Perfect Bound on Creme w/Gloss Lam.
Sprache: Englisch
Verlag: VDM Verlag Dr. Mueller Aktiengesellschaft & Co. KG, 2009
ISBN 10: 3639203666 ISBN 13: 9783639203660
Anbieter: Biblios, Frankfurt am main, HESSE, Deutschland
Zustand: New. PRINT ON DEMAND pp. 132.
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
Taschenbuch. Zustand: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The desire for having a smaller-faster chip that does more than ever before, has led to shrinking feature size and growing integration density. This integration has left designers grappling with increasing concerns of signal-integrity (SI), timing- closure and power-consumption. Firstly, the shrinking feature size has resulted in greater delays. Further, the adjacent wires are now very close and cause Cross-talk to each other's signals. Traditional designs focus on protecting SI on long parallel wires. The SI designs accomodate the worst case delays of signals; while they aim to improve the worst-case delays at a circuit level using novel tricks, they are transparent to the actual data carried in the wires. Departing from this trend, this work aims to introduce an information theoretic approach to address data-integrity (DI). A novel approach for evaluating the data carrying capacity of long parallel wires is presented herein. This capacity is much greater than the data-rate achieved by SI designs. This work also proposes several practical designs with data-rate approaching this capacity.