ISBN: 9789811010729 - high-level estimation and exploration of reliability for multi-processor system-on-chip (computer architecture and design methodologies) (10 Ergebnisse)

Gebunden. Zustand: New.

Buch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliability estimation as well as architecture-level and system-level fault tolerant designs. It also presents a survey of state-of-the-art problems and solutions, offering insights into reliability issues in digital design and their cross-layer countermeasures.…

Hardcover. Zustand: Brand New. 217 pages. 9.25x6.10x0.56 inches. In Stock.

Hardcover. Zustand: New. NEW. SHIPS FROM MULTIPLE LOCATIONS. book.

Zustand: New.

Zustand: new. Questo è un articolo print on demand.

Buch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliability estimation as well as architecture-level and system-level fault tolerant designs. It also presents a survey of state-of-the-art problems and solutions, offering insights into reliability issues in digital design and their cross-layer countermeasures. 220 pp. Englisch.…

Buch. Zustand: Neu. This item is printed on demand - Print on Demand Titel. Neuware -This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors. The book presents novel techniques for high-level fault simulation and reliability estimation as well as architecture-level and system-level fault tolerant designs. It also presents a survey of state-of-the-art problems and solutions, offering insights into reliability issues in digital design and their cross-layer countermeasures.Springer-Verlag KG, Sachsenplatz 4-6, 1201 Wien 220 pp. Englisch.…

Zustand: New. Print on Demand.

Zustand: New. PRINT ON DEMAND.