EUR 34,79
Währung umrechnenAnzahl: 1 verfügbar
In den Warenkorbhardcover. Zustand: As New. Ships Out Tomorrow!
EUR 111,03
Währung umrechnenAnzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. In.
EUR 142,19
Währung umrechnenAnzahl: 4 verfügbar
In den WarenkorbZustand: New. pp. 308.
EUR 147,17
Währung umrechnenAnzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New.
EUR 146,41
Währung umrechnenAnzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. In.
Zustand: Sehr gut. Zustand: Sehr gut | Sprache: Englisch | Produktart: Bücher.
Zustand: Sehr gut. Zustand: Sehr gut | Sprache: Englisch | Produktart: Bücher.
Verlag: Springer US, Springer New York, 2014
ISBN 10: 1489994378 ISBN 13: 9781489994370
Sprache: Englisch
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
EUR 111,53
Währung umrechnenAnzahl: 1 verfügbar
In den WarenkorbTaschenbuch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities. This book offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures.
EUR 167,50
Währung umrechnenAnzahl: 1 verfügbar
In den WarenkorbPaperback. Zustand: Like New. Like New. book.
EUR 196,87
Währung umrechnenAnzahl: 4 verfügbar
In den WarenkorbZustand: New. pp. 308.
EUR 155,88
Währung umrechnenAnzahl: 2 verfügbar
In den WarenkorbBuch. Zustand: Neu. Druck auf Anfrage Neuware - Printed after ordering - In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities, since power and energy issuesstill represent one of the limiting factors in integrating multi- and many-coreson a single chip. This book covers power and energy aware design techniques from several perspectives and abstraction levels and offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures. Describes the most important design techniques that were invented, proposed, and applied to reduce both dynamic power and static power dissipation in networks-on-chip based architectures; Applies state-of-the-art, low-power design techniques to the design of Networks-on-Chip, to demonstrate methodology for design of high-speed, low-power interconnect; Offers a single source reference to the latest research, otherwise available only in disparate journals and conference proceedings.
EUR 231,19
Währung umrechnenAnzahl: 1 verfügbar
In den WarenkorbHardcover. Zustand: Like New. Like New. book.
Verlag: LAP LAMBERT Academic Publishing Jul 2015, 2015
ISBN 10: 3659758132 ISBN 13: 9783659758133
Sprache: Englisch
Anbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
EUR 64,90
Währung umrechnenAnzahl: 2 verfügbar
In den WarenkorbTaschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Three dimensional Networks-on-Chip (3D NoCs) have attracted a growing interest to solve on-chip communication demands of future multi-core embedded systems. However, 3D NoCs have not been completely accepted into the mainstream due to issues such as the high cost and complexity of manufacturing 3D vertical wires, larger memory, area and power consumption of 3D NoC components than that of conventional 2D NoC. This thesis aims at optimizing 3D NoCs by modeling and evaluating alternate NoC topologies, routing algorithms and mapping techniques to achieve optimized area, power and performance parameters (latency and throughput). Particularly, novel 3D NoC router architectures and their possible combinations have been investigated with the aim of achieving lower area and power consumption of on-chip communication components with a minimal performance trade-off. This book investigates different heterogeneous 3D NoC architectures which combine 2D and 3D routers to improve area and energy efficiency of 3D NoCs with minimal performance degradation. 180 pp. Englisch.
Anbieter: Brook Bookstore On Demand, Napoli, NA, Italien
EUR 86,24
Währung umrechnenAnzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: new. Questo è un articolo print on demand.
Verlag: LAP LAMBERT Academic Publishing, 2015
ISBN 10: 3659758132 ISBN 13: 9783659758133
Sprache: Englisch
Anbieter: moluna, Greven, Deutschland
EUR 58,12
Währung umrechnenAnzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Opoku Agyeman MichaelDr Michael Opoku Agyeman received the BSc. (Hons.) in electrical and electronics engineering from KNUST, Ghana, in 2008, and the MSc. degree in embedded and distributed systems from LSBU, London, in 2009. He rece.
Anbieter: Brook Bookstore On Demand, Napoli, NA, Italien
EUR 118,26
Währung umrechnenAnzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: new. Questo è un articolo print on demand.
Anbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
EUR 106,99
Währung umrechnenAnzahl: 2 verfügbar
In den WarenkorbTaschenbuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities. This book offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures. 308 pp. Englisch.
Verlag: LAP LAMBERT Academic Publishing Jul 2015, 2015
ISBN 10: 3659758132 ISBN 13: 9783659758133
Sprache: Englisch
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
EUR 71,90
Währung umrechnenAnzahl: 1 verfügbar
In den WarenkorbTaschenbuch. Zustand: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Three dimensional Networks-on-Chip (3D NoCs) have attracted a growing interest to solve on-chip communication demands of future multi-core embedded systems. However, 3D NoCs have not been completely accepted into the mainstream due to issues such as the high cost and complexity of manufacturing 3D vertical wires, larger memory, area and power consumption of 3D NoC components than that of conventional 2D NoC. This thesis aims at optimizing 3D NoCs by modeling and evaluating alternate NoC topologies, routing algorithms and mapping techniques to achieve optimized area, power and performance parameters (latency and throughput). Particularly, novel 3D NoC router architectures and their possible combinations have been investigated with the aim of achieving lower area and power consumption of on-chip communication components with a minimal performance trade-off. This book investigates different heterogeneous 3D NoC architectures which combine 2D and 3D routers to improve area and energy efficiency of 3D NoCs with minimal performance degradation.Books on Demand GmbH, Überseering 33, 22297 Hamburg 180 pp. Englisch.
Verlag: LAP LAMBERT Academic Publishing, 2015
ISBN 10: 3659758132 ISBN 13: 9783659758133
Sprache: Englisch
Anbieter: AHA-BUCH GmbH, Einbeck, Deutschland
EUR 71,90
Währung umrechnenAnzahl: 1 verfügbar
In den WarenkorbTaschenbuch. Zustand: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Three dimensional Networks-on-Chip (3D NoCs) have attracted a growing interest to solve on-chip communication demands of future multi-core embedded systems. However, 3D NoCs have not been completely accepted into the mainstream due to issues such as the high cost and complexity of manufacturing 3D vertical wires, larger memory, area and power consumption of 3D NoC components than that of conventional 2D NoC. This thesis aims at optimizing 3D NoCs by modeling and evaluating alternate NoC topologies, routing algorithms and mapping techniques to achieve optimized area, power and performance parameters (latency and throughput). Particularly, novel 3D NoC router architectures and their possible combinations have been investigated with the aim of achieving lower area and power consumption of on-chip communication components with a minimal performance trade-off. This book investigates different heterogeneous 3D NoC architectures which combine 2D and 3D routers to improve area and energy efficiency of 3D NoCs with minimal performance degradation.
Anbieter: moluna, Greven, Deutschland
EUR 89,99
Währung umrechnenAnzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Describes the most important design techniques that were invented, proposed, and applied to reduce both dynamic power and static power dissipation in networks-on-chip based architecturesApplies state-of-the-art, low-power design techniques to the design of .
Verlag: Springer-Verlag New York Inc., 2014
ISBN 10: 1489994378 ISBN 13: 9781489994370
Sprache: Englisch
Anbieter: THE SAINT BOOKSTORE, Southport, Vereinigtes Königreich
EUR 135,26
Währung umrechnenAnzahl: Mehr als 20 verfügbar
In den WarenkorbPaperback / softback. Zustand: New. This item is printed on demand. New copy - Usually dispatched within 5-9 working days 474.
Anbieter: Majestic Books, Hounslow, Vereinigtes Königreich
EUR 148,27
Währung umrechnenAnzahl: 4 verfügbar
In den WarenkorbZustand: New. Print on Demand pp. 308.
Anbieter: Biblios, Frankfurt am main, HESSE, Deutschland
EUR 153,04
Währung umrechnenAnzahl: 4 verfügbar
In den WarenkorbZustand: New. PRINT ON DEMAND pp. 308.
Verlag: Springer US, Springer US Nov 2014, 2014
ISBN 10: 1489994378 ISBN 13: 9781489994370
Sprache: Englisch
Anbieter: buchversandmimpf2000, Emtmannsberg, BAYE, Deutschland
EUR 106,99
Währung umrechnenAnzahl: 1 verfügbar
In den WarenkorbTaschenbuch. Zustand: Neu. This item is printed on demand - Print on Demand Titel. Neuware -In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities. This book offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 308 pp. Englisch.
Anbieter: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Deutschland
EUR 149,79
Währung umrechnenAnzahl: 2 verfügbar
In den WarenkorbBuch. Zustand: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities, since power and energy issuesstill represent one of the limiting factors in integrating multi- and many-coreson a single chip. This book covers power and energy aware design techniques from several perspectives and abstraction levels and offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures. Describes the most important design techniques that were invented, proposed, and applied to reduce both dynamic power and static power dissipation in networks-on-chip based architectures; Applies state-of-the-art, low-power design techniques to the design of Networks-on-Chip, to demonstrate methodology for design of high-speed, low-power interconnect; Offers a single source reference to the latest research, otherwise available only in disparate journals and conference proceedings. 287 pp. Englisch.
Anbieter: moluna, Greven, Deutschland
EUR 128,41
Währung umrechnenAnzahl: Mehr als 20 verfügbar
In den WarenkorbZustand: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Describes the most important design techniques that were invented, proposed, and applied to reduce both dynamic power and static power dissipation in networks-on-chip based architecturesApplies state-of-the-art, low-power design techniques to the design of .
Anbieter: Majestic Books, Hounslow, Vereinigtes Königreich
EUR 206,47
Währung umrechnenAnzahl: 4 verfügbar
In den WarenkorbZustand: New. Print on Demand pp. 308 Illus.
Anbieter: Biblios, Frankfurt am main, HESSE, Deutschland
EUR 212,55
Währung umrechnenAnzahl: 4 verfügbar
In den WarenkorbZustand: New. PRINT ON DEMAND pp. 308.