arun prasath (159 Ergebnisse)

Paperback. Zustand: new. Paperback. La structure de communication inter-sous-systemes peut etre optimisee au debut du processus de conception en utilisant des modeles de simulation a trois niveaux d'abstraction differents. Cette methode d'exploration permet d'eviter certains cas de boucles de conception. Avec l'etude de cas Motion-JPEG, nous illustrons l'ensemble du processus d'exploration de la communication etape par etape. Les resultats experimentaux montrent que, par rapport a la simulation precise du cycle, la communication inter-systemes peut etre bien optimisee et evaluee a des niveaux d'abstraction plus eleves. Dans ce projet, une solution pour un probleme de classification est utilisee pour optimiser l'affectation des paquets a differents chemins de donnees au sein d'un systeme sur puce (SoC) de processeur de reseau. Sur la base d'une specification du cas d'utilisation de notre classificateur, il derive l'algorithme de graphe de decision heterogene (HDGA), une approche heuristique pour construire un classificateur d'arbre de decision qui integre des resultats de recherche externes pour certains types de regles. Evaluation de divers parametres pour optimiser l'arbre de decision propose et presentation de resultats de simulation pour montrer l'evolutivite de l'HDGA pour des tailles de problemes typiques. Ce projet se termine par les resultats d'une implementation sur notre plateforme FPGA. Shipping may be from multiple locations in the US or from the UK, depending on stock availability.

Zustand: New.

Zustand: New.

Zustand: New.

Zustand: New.

Zustand: New. In.

Paperback. Zustand: Brand New. 80 pages. 8.66x5.91x0.19 inches. In Stock.

Paperback. Zustand: new. Paperback. A estrutura de comunicacao entre subsistemas pode ser optimizada no inicio do processo de concecao, utilizando modelos de simulacao em tres niveis de abstracao diferentes. Alguns casos de loop de projeto podem ser evitados utilizando este metodo de exploracao. Com o estudo de caso do Motion-JPEG, ilustramos passo a passo todo o processo de exploracao da comunicacao. Os resultados experimentais mostram que, em comparacao com a simulacao precisa do ciclo, a comunicacao entre subsistemas pode ser bem optimizada e avaliada a niveis de abstracao mais elevados. Neste projeto, e apresentada uma solucao para um problema de classificacao que e utilizado para a atribuicao optimizada de pacotes a diferentes caminhos de dados dentro de um processador de rede System-on-Chip (SoC). Com base numa especificacao do caso de utilizacao do nosso classificador, derivou o Heterogeneous Decision Graph Algorithm (HDGA), uma abordagem heuristica para construir um classificador de arvore de decisao que integra resultados de pesquisa externa para determinados tipos de regras. Avaliamos varios parametros para otimizar a arvore de decisao proposta e apresentamos resultados de simulacao para mostrar a escalabilidade do HDGA para tamanhos de problemas tipicos. Este projeto e concluido com os resultados de uma implementacao na nossa plataforma FPGA. Shipping may be from multiple locations in the US or from the UK, depending on stock availability.

Paperback. Zustand: new. Paperback. La struttura di comunicazione tra i sottosistemi puo essere ottimizzata all'inizio del processo di progettazione utilizzando modelli di simulazione a tre diversi livelli di astrazione. Alcuni casi di loop progettuale possono essere evitati utilizzando questo metodo di esplorazione. Con il caso di studio Motion-JPEG, illustriamo l'intero processo di esplorazione della comunicazione passo dopo passo. I risultati sperimentali dimostrano che, rispetto alla simulazione accurata del ciclo, la comunicazione tra sottosistemi puo essere ben ottimizzata e valutata a livelli di astrazione piu elevati. In questo progetto, e stata trovata una soluzione per un problema di classificazione utilizzato per ottimizzare l'assegnazione dei pacchetti a diversi percorsi di dati all'interno di un processore di rete System-on-Chip (SoC). Sulla base di una specifica del caso d'uso del nostro classificatore, e stato derivato l'Heterogeneous Decision Graph Algorithm (HDGA), un approccio euristico per costruire un classificatore ad albero decisionale che integra risultati di ricerca esterni per alcuni tipi di regole. Abbiamo valutato vari parametri per ottimizzare l'albero decisionale proposto e presentato risultati di simulazione per mostrare la scalabilita di HDGA per problemi di dimensioni tipiche. Il progetto si conclude con i risultati di un'implementazione sulla nostra piattaforma FPGA. Shipping may be from multiple locations in the US or from the UK, depending on stock availability.

Paperback. Zustand: new. Paperback. Die Kommunikationsstruktur zwischen den Subsystemen kann zu Beginn des Designprozesses durch die Verwendung von Simulationsmodellen auf drei verschiedenen Abstraktionsebenen optimiert werden. Einige Faelle von Designschleifen koennen durch diese Erkundungsmethode vermieden werden. Anhand der Fallstudie Motion-JPEG wird der gesamte Kommunikationserkundungsprozess Schritt fuer Schritt veranschaulicht. Die experimentellen Ergebnisse zeigen, dass die Kommunikation zwischen Subsystemen im Vergleich zur zyklusgenauen Simulation auf hoeheren Abstraktionsebenen gut optimiert und bewertet werden kann. In diesem Projekt wurde eine Loesung fuer ein Klassifizierungsproblem entwickelt, das fuer die optimierte Paketzuweisung zu verschiedenen Datenpfaden innerhalb eines System-on-Chip (SoC) Netzwerkprozessors verwendet wird. Auf der Grundlage einer Spezifikation des Anwendungsfalls fuer unseren Klassifikator wurde der Heterogeneous Decision Graph Algorithm (HDGA) abgeleitet, ein heuristischer Ansatz zur Erstellung eines Entscheidungsbaumklassifikators, der externe Nachschlageergebnisse fuer bestimmte Regeltypen integriert. Es wurden verschiedene Parameter zur Optimierung des vorgeschlagenen Entscheidungsbaums ausgewertet und Simulationsergebnisse vorgelegt, um die Skalierbarkeit von HDGA fuer typische Problemgroessen zu zeigen. Dieses Projekt wird mit den Ergebnissen einer Implementierung auf unserer FPGA-Plattform abgeschlossen. Shipping may be from multiple locations in the US or from the UK, depending on stock availability.

Zustand: New.

Zustand: New.

Zustand: New.

Paperback. Zustand: Brand New. 52 pages. 8.66x5.87x0.32 inches. In Stock.

Paperback. Zustand: Brand New. 8.78x5.94x0.28 inches. In Stock.

Taschenbuch. Zustand: Neu. Neuware -The RST processor allocation method for MPSoCs with single-ISA heterogeneous multi-core architecture, which is considered to be a promising platform for developing MPSoCs. The goal of the proposed method is to end a proper processor allocation and task mapping configuration such that the target workload's execution time is optimized while the given resource/area constrain is met. Since the solution space of the target synthesis problem grows exponentially with the number of tasks in the target workload, and the number of cores, we proposed a heuristic-based method that rst decides the groups of tasks that should be mapped to the same processor, and then perform processor allocation and task mapping. The experimental results show that, theproposed method effectively reduced the solution space, and synthesized a good quality configuration in a reasonable time. Under the same area constraint, the results synthesized by our method achieved up to 8.25% of performance improvement over the performance of the system with all simple cores, which provide the maximum execution parallelism in the system.Books on Demand GmbH, Überseering 33, 22297 Hamburg 80 pp. Englisch.

Taschenbuch. Zustand: Neu. Neuware -The inter-subsystem communication structure can be optimized at the beginning of the design process by using simulation models at three different abstraction levels. Some design loop cases can be avoided by using this exploration method. With the Motion-JPEG case study, and illustrate the whole communication exploration process step by step. From experimental results, it show that compared with the cycle accurate simulation, the inter subsystem communication can be well optimized and evaluated at higher abstraction levels. In this project, a solution for a classification problem that is used for optimized packet assignment to different data paths within a network processor System-on-Chip (SoC). Based on a specification of the usage case for our classifier it derive Heterogeneous Decision Graph Algorithm (HDGA), a heuristic approach to construct a decision tree classifier that integrates external lookup results for certain types of rules. Evaluated various parameters for optimizing the proposed decision tree and present simulation results to show the scalability of HDGA for typical problem sizes. This project is concluded with the results of an implementation on our FPGA Platform.Books on Demand GmbH, Überseering 33, 22297 Hamburg 76 pp. Englisch.

Taschenbuch. Zustand: Neu. Neuware -3D stacking of logic and memory devices is essential to keep the Moore¿s law ticking. In 3D integration, memory devices can be stacked on the top of processors. TSV based 3D memory architecture enables the reuse of logic dies with multiple memory layers. Conventional 3D memory suffer from speed, power and yield overhead due to large parasitic load of TSV and cross layer PVT variations. In order to overcome these limitations, this paper the physical design of a semi master-slave (SMS) architecture of 3D SRAM which provides a constant-load logic-SRAM interface across various stacked layers and high tolerance for variations in cross-layer PVT is introduced. The SMS scheme is combined with self-timed differential-TSV (STDT) employing a TSV-load tracking scheme to achieve small TSV voltage swing for suppressing power and speed overheads of cross-layer TSV signal communication resulting from large TSV parasitic loads in UMCP designs with scalable stacked layers and wide IO. This provides a universal memory capacity platform.Books on Demand GmbH, Überseering 33, 22297 Hamburg 68 pp. Englisch.

Taschenbuch. Zustand: Neu. Neuware -A network is a collection or set of computing devices connected to one another to establish communication and also share available resources. A network will comprise software and hardware devices. You can have a network even if you are not connected to the internet. Computer networks make it possible for people to transfer files from one place to another and to communicate taking the shortest time possible.Books on Demand GmbH, Überseering 33, 22297 Hamburg 56 pp. Englisch.

Taschenbuch. Zustand: Neu. Neuware -In this system, there is presented a new class of hybrid AHt-MPSoC architecture in which hardware accelerators are shared between processors in such a way that to reduce system cost and increase performance. A novel hybrid memory scheme is proposed by this scheme is assessed through extensive simulation to show significant improvements in performance. Hybrid Asymmetric heterogeneous MPSoC architecture consists of a Static Random Access Memory (SRAM) and an embedded Dynamic Random Access Memory (eDRAM) cell in association to Hardware Accelerator (HWA) shared methodology to determine the common computational tasks in between the concurrent tasks of application. An experimental result shows that the proposed hybrid AHt-MPSoC system power consumption reduced from the existing system and their area/performance tradeoffs evaluated very quickly.Books on Demand GmbH, Überseering 33, 22297 Hamburg 68 pp. Englisch.

Taschenbuch. Zustand: Neu. Neuware -This book deals with a network is a collection or set of computing devices connected to one another to establish communication and also share available resources. A network will comprise software and hardware devices. You can have a network even if you are not connected to the internet. Computer networks make it possible for people to transfer files from one place to another and to communicate taking the shortest time possible. Computer network applications are network software applications that utilize the Internet or other network hardware infrastructure to perform useful functions for example file transfers within a network. They help us to transfer data from one point to another within the network.Books on Demand GmbH, Überseering 33, 22297 Hamburg 52 pp. Englisch.

Zustand: New.

Zustand: New.

Zustand: New.

Zustand: New.

Zustand: New. In.

Zustand: New. In.

Zustand: New. In.

Zustand: Hervorragend. Zustand: Hervorragend | Sprache: Englisch | Produktart: Bücher.

Zustand: Sehr gut. Zustand: Sehr gut | Sprache: Englisch | Produktart: Bücher.